

ABSTRACT OF THE DISCLOSURE

An SRAM control circuit with a power saving function is disclosed, which uses an address comparator to compare a current address and a previous address in an SRAM read operation. When the two addresses are
5 the same, data is outputted directly from a buffer without enabling a memory unit, thereby saving power.